



OUR GLOBAL
COMPETENCE
CENTRES

 APOLLO DISPLAY
TECHNOLOGIES



 DISTEC



 DISPLAY
TECHNOLOGY



Datasheet

LG Display

LP140WFB-SPK4

HD-10-155

SPECIFICATION FOR APPROVAL

- (◆) Preliminary Specification
 () Final Specification

Title	14.0" FHD TFT LCD
-------	-------------------

BUYER	General
MODEL	

SUPPLIER	LG Display Co., Ltd.
*MODEL	LP140WFB
Suffix	SPK4

*When you obtain standard approval,
 please use the above model name without suffix

APPROVED BY	SIGNATURE
/	_____
/	_____
/	_____

Please return 1 copy for your confirmation with your signature and comments.

APPROVED BY	SIGNATURE
J. Y. Lee / G. Manager	_____
REVIEWED BY	
S. Y. Ha / Manager [C]	_____
S. W. Kim / Manager [M]	_____
J. W. Kim / Manager [P]	_____
PREPARED BY	
H. S. Suh/ Engineer	_____

**Products Engineering Dept.
 LG Display Co., Ltd**

Product Specification

Contents

No	ITEM	Page
	COVER	1
	CONTENTS	2
	RECORD OF REVISIONS	3
1	GENERAL DESCRIPTION	4
2	ABSOLUTE MAXIMUM RATINGS	5
3	ELECTRICAL SPECIFICATIONS	6
3-1	LCD ELECTRICAL CHARACTERISTICS	6
3-2	LED BACKLIGHT ELECTRICAL CHARACTERISTICS	7
3-3	INTERFACE CONNECTIONS	8
3-4	eDP SIGNAL TIMING SPECIFICATIONS	10
3-5	SIGNAL TIMING SPECIFICATIONS	14
3-6	SIGNAL TIMING WAVEFORMS	14
3-7	COLOR INPUT DATA REFERENCE	15
3-8	POWER SEQUENCE	16
4	Touch Specifications	17
4-1	General Specifications	17
4-2	Power Sequence for Touch	17
4-3	Power Sequence for Touch	18
5	OPTICAL SPECIFICATIONS	19
6	MECHANICAL CHARACTERISTICS	22
7	RELIABILITY	25
8	INTERNATIONAL STANDARDS	26
8-1	SAFETY	26
8-2	ENVIRONMENT	26
9	PACKING	27
9-1	DESIGNATION OF LOT MARK	27
9-2	PACKING FORM	27
9-3	Packing Assembly	28
9-4	Packing Assembly (Pallet)	29
10	PRECAUTIONS	30
	APPENDIX A. LGD PROPOSAL FOR SYSTEM COVER DESIGN	32
	APPENDIX B. LGD PROPOSAL FOR eDP INTERFACE DESIGN GUIDE	41
	APPENDIX C. LGD Proposal for Measurement Method (Thickness/Bracket Height/etc.)	49
	APPENDIX D. ENHANCED EXTENDED DISPLAY IDENTIFICATION DATA	52

Product Specification


Record of Revisions

Revision No	Revision Date	Page	Before	After	EDID version
0.0	Mar. 30. 2020	All	First Draft (Preliminary Specification)	-	-

LGDDG-Distec-23.06.2020

1. General Description

The LP140WFB is a Color Active Matrix Liquid Crystal Display with Advanced In-cell Touch System. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally black mode. This TFT-LCD has 14.0 inches diagonally measured active display area with FHD resolution (1920 horizontal by 1080 vertical pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144 colors. The LP140WFB has been designed to apply the interface method that enables low power, high speed, low EMI. The LP140WFB is intended to support applications where thin thickness, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP140WFB characteristics provide an excellent flat display for office automation products such as Notebook PC.



General Features

Active Screen Size	14.0 inches diagonal				
Outline Dimension	315.81 (H, Typ.) × 186.07 (V, Typ.) X 3.0 (D, Max.) [mm] (w/o PCB) X 3.1 (D, Max.) [mm] (W/ PCB)				
Pixel Pitch	0.1611mm x 0.1611mm				
Pixel Format	1920 horiz. by 1080 vert. Pixels RGB strip arrangement				
Color Depth	6-bit, 262,144 colors				
Luminance, White	300cd/m ² (Typ.)				
Power Consumption	Total 4.02W (Max.) Logic : 1.1W (Max. @ Mosaic), B/L : 2.92W (Max.)				
Weight	280g (Max.)				
Display Operating Mode	Normally black				
Surface Treatment	Anti Glare treatment of the front Polarizer				
RoHS Compliance	Yes				
BFR / PVC / As Free	Yes for all				
eDP version(Tcon)	eDP1.2				
DPCD version	Ver1.1				
PSR	MBO	sDRRS	SSC	NVSR	G-sync or Free sync
Not support	Not support	Support	support	Not support	Not support

Note : Based on system condition(PSR support/PSR none support), EEPROM data should be changed.

2. Absolute Maximum Ratings

The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.


Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Values		Units	Notes
		Min	Max		
Power Input Voltage	VCC	-0.3	4.0	V _{DC}	at 25 ± 2°C
Operating Temperature	T _{OP}	0	50	°C	1
Storage Temperature	T _{ST}	-20	60	°C	1,2
Operating Ambient Humidity	H _{OP}	10	90	%RH	1
Storage Humidity	H _{ST}	10	90	%RH	1,2

Note : 1. Temperature and relative humidity range are shown in the figure below.

Wet bulb temperature should be 39°C Max, and no condensation of water.

Note : 2. Storage Condition is guaranteed under packing condition.



3. Electrical Specifications


3-1. LCD Electrical Characteristics

Table 2. LCD ELECTRICAL CHARACTERISTICS


Parameter	Symbol	Values			Unit	Notes	
		Min	Typ	Max			
VCC Power Supply Input Voltage	V_{CC}	3.0	3.3	3.6	V	1	
VCC Permissive Power Supply Input Ripple	V_{CCrp}	-	-	100	mV _{p-p}		
VCC Power Supply Input Current	Mosaic	I_{CC}	276	303	mA	2	
	Red	I_{CC}	412	453	mA		
VCC Power Consumption	P_{CC}	-	0.91	1.0	W		
VCC Power Supply Inrush Current	I_{CC_P}	-	-	1.5	A	3	
VTSP Power Supply Input Voltage	V_{TSP}	3.0	3.3	3.3	V	1	
VTSP Permissive Power Supply Input Ripple	V_{TSPrp}	-	-	200	mV _{p-p}		
VTSP Power Supply Input Current	I_{TSP}	-	27	30	mA	2	
VTSP Power Consumption	P_{TSP}	-	0.09	0.10	W		
Differential Impedance	Z_{eDP}	90	100	110	Ω		
BIST	High Level Voltage	V_{BIST_H}	2.2	-	3.6	V	
	Low Level Voltage	V_{BIST_L}	0	-	0.6	V	

Note)

- The measuring position is the connector of LCM and the test conditions are under 25°C, $f_v = 60\text{Hz}$
- The specified I_{CC} current and power consumption are under the $V_{CC} = 3.3\text{V}$, 25°C, $f_v = 60\text{Hz}$ condition and Mosaic pattern.



- The V_{CC} rising time is same as the minimum of T1 at Power on sequence.




3-2. LED Backlight Electrical Characteristics

Table 3. LED B/L ELECTRICAL CHARACTERISTICS

Parameter		Symbol	Values			Unit	Notes
			Min	Typ	Max		
LED Power Input Voltage		V_{LED}	5.5	12.0	21.0	V	1
LED Power Input Current		I_{LED}	-	239	243	mA	2
LED Power Consumption		P_{LED}	-	2.87	2.92	W	
LED Power Inrush Current		I_{LED_P}	-	-	1.5	A	3
PWM Duty Ratio			1	-	100	%	4
PWM resolution			10			Bit	5
PWM Jitter			0		0.05	%	6
PWM Frequency		F_{PWM}	200		2000	Hz	7
PWM	High Level Voltage	V_{PWM_H}	2.2	-	3.6	V	
	Low Level Voltage	V_{PWM_L}	0	-	0.6	V	
LED_EN	High Voltage	$V_{LED_EN_H}$	2.2	-	3.6	V	
	Low Voltage	$V_{LED_EN_L}$	0	-	0.6	V	
Life Time			15,000	-	-	Hrs	8

Note)


1. The measuring position is the connector of LCM and the test conditions are under 25 °C.
2. The current and power consumption with LED Driver are under the $V_{LED} = 12.0V$, 25 °C, PWM Duty 100% and White pattern with the normal frame frequency operated(60Hz).
3. The V_{LED} rising time is same as the minimum of T13 at Power on sequence.



4. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
5. 10bit resolution means it's possible to change PWM duty by 0.1% step. (8bit operated by 0.4% step)
6. If Jitter of PWM is bigger than maximum, it may induce flickering.
7. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for more consistent brightness control at any specific level desired.
8. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum value specified in table 7. under general user condition.

Product Specification

3-3. Interface Connections
Table 4. MODULE CONNECTOR PIN CONFIGURATION (CN1)

Pin	Symbol	Description	Notes
1	NC Reserved	Reserved for LCD manufacture's use	[Connector] I-PEX, 20525-040E (40pin, 0.4pitch) [Connector pin arrangement] Pin 40 Pin 1  [LGD P-Vcom using information] 1. Pin for P-Vcom : #24, #25 2. P-Vcom Address : 0101000x
2	GND	High Speed Ground	
3	Lane1_N	Complement Signal Link Lane 1	
4	Lane1_P	True Signal Link Lane 1	
5	GND	High Speed Ground	
6	Lane0_N	Complement Signal Link Lane 0	
7	Lane0_P	True Signal Link Lane 0	
8	GND	High Speed Ground	
9	AUX_CH_P	True Signal Auxiliary Channel	
10	AUX_CH_N	Complement Signal Auxiliary Channel	
11	GND	High Speed Ground	
12	VCC	LCD logic and driver power	
13	VCC	LCD logic and driver power	
14	BIST	LCD Panel Self Test Enable (Optional)	
15	GND	LCD logic and driver ground	
16	GND	LCD logic and driver ground	
17	HPD	Built-In Self Test (active high)	
18	BL_GND	LED Backlight ground	
19	BL_GND	LED Backlight ground	
20	BL_GND	LED Backlight ground	
21	BL_GND	LED Backlight ground	
22	BL_ENABLE	LED Backlight control on/off control	
23	BL_PWM	System PWM signal input for dimming	
24	NC Reserved	Reserved for LCD manufacture's use	
25	NC Reserved	Reserved for LCD manufacture's use	
26	VLED	LED Backlight power (12V Typical)	
27	VLED	LED Backlight power (12V Typical)	
28	VLED	LED Backlight power (12V Typical)	
29	VLED	LED Backlight power (12V Typical)	
30	NC Reserved	Reserved for LCD manufacture's use	
31	NC Reserved	Reserved for LCD manufacture's use	
32	NC Reserved	Reserved for LCD manufacture's use	
33	NC Reserved	Reserved for LCD manufacture's use	
34	NC Reserved	Reserved for LCD manufacture's use	
35	GND	Touch Ground	
36	TP_DP	Touch USB Device port data(+)	
37	TP_DM	Touch USB Device port data(-)	
38	GND	Touch Ground	
39	Touch_EN	Touch Enable (High-Z: Enable[Pull-up 3.3V at LCM Side], Low : Disable)	
40	VTSP(3.3V)	Touch Driver Power(3.3V)	

3-3-1. Input/output signal circuit

Figure1.HPD Output circuit is as below




Figure2.BL PWM input circuit is as below



Figure3.BL Enable input circuit is as below



Figure4.BIST input circuit is as below






Figure5.DBC input circuit is as below




LGDDG-Distec-23.06.2020

3-4. eDP Signal Timing Specifications

3-4-1. Definition of Differential Voltage




3-4-2. Main Link EYE Diagram



[EYE Mask at Source Connector Pins]

Point	Reduced Bit Rate		High Bit Rate	
	Time(UI)	Voltage(V)	Time(UI)	Voltage(V)
1	0.127	0.000	0.210	0.000
2	0.291	0.160	0.355	0.140
3	0.500	0.200	0.500	0.175
4	0.709	0.200	0.645	0.175
5	0.873	0.000	0.790	0.000
6	0.709	-0.200	0.645	-0.175
7	0.500	-0.200	0.500	-0.175
8	0.291	-0.160	0.355	-0.140

[EYE Mask Vertices at Source Connector Pins]



[EYE Mask at Sink Connector Pins]

Point	Reduced Bit Rate		High Bit Rate	
	Time(UI)	Voltage(V)	Time(UI)	Voltage(V)
1	0.375	0.000	0.246	0.000
2	0.500	0.023	0.500	0.075
3	0.625	0.000	0.755	0.000
4	0.500	-0.023	0.500	-0.075


[EYE Mask Vertices at Sink Connector Pins]

Point	Reduced Bit Rate		High Bit Rate	
	Time(UI)	Voltage(V)	Time(UI)	Voltage(V)
1	0.270	0.000	0.246	0.000
2	0.500	0.068	0.500	0.075
3	0.731	0.000	0.755	0.000
4	0.500	-0.068	0.500	-0.075

[EYE Mask Vertices at embedded DP Sink Connector Pins]

Product Specification

3-4-3. eDP Main Link Signal




Parameter	Symbol	Min	Typ	Max	Unit	Notes
Unit Interval for high bit rate (2.7Gbps / lane)	UI_HBR	-	370	-	ps	
Unit Interval for reduced bit rate (1.62Gbps / lane)	UI_RBR	-	617	-	ps	
Link Clock Down Spreading	Amplitude	0	-	0.5	%	
	Frequency	30	-	33	kHz	
Differential peak-to-peak voltage at Source side connector	$V_{TX-DIFFP-P}$	350	-	-	mV	For HBR(2.7Gbps)
		400	-	-		For RBR(1.62Gbps)
EYE width at Source side connector	$T_{TX-EYE-CONN}$	0.58	-	-	UI	For HBR(2.7Gbps)
		0.75	-	-	UI	For RBR(1.62Gbps)
Differential peak-to-peak voltage at Sink side connector	$V_{RX-DIFFP-P}$	150	-	-	mV	For HBR(2.7Gbps)
		136	-	-		For RBR(1.62Gbps)
EYE width at Sink side connector	$T_{RX-EYE-CONN}$	0.51	-	-	UI	For HBR(2.7Gbps)
		0.46	-	-	UI	For RBR(1.62Gbps)
Rx DC common mode voltage	V_{RX-CM}	0	-	1.0	V	
AC Coupling Capacitor	$C_{SOURCE-ML}$	75		200	nF	Source side

Note)

1. Termination resistor is typically integrated into the transmitter and receiver implementations.
2. AC Coupling Capacitor is not placed at the sink side.
3. In cabled embedded system, it is recommended the system designer ensure that EYE width and voltage are met at the sink side connector pins.

3-4-4. eDP AUX Channel Signal




Parameter	Symbol	Min	Typ	Max	Unit	Notes
AUX Unit Interval	UI	0.4	-	0.6	us	
AUX Jitter at Tx IC Package Pins	T_{jitter}	-	-	0.04	UI	Equal to 24ns
AUX Jitter at Rx IC Package Pins		-	-	0.05	UI	Equal to 30ns
AUX Peak-to-peak voltage at Connector Pins of Receiving	$V_{AUX-DIFFp-p}$	0.39	-	1.38	V	
AUX Peak-to-peak voltage at Connector Pins of Transmitting		0.36	-	1.36	V	
AUX EYE width at Connector Pins of Tx and Rx		0.98	-	-	UI	
AUX DC common mode voltage	V_{AUX-CM}	0	-	1.0	V	
AUX AC Coupling Capacitor	$C_{SOURCE-AUX}$	75		200	nF	Source side

Note)

1. Termination resistor is typically integrated into the transmitter and receiver implementations.
2. AC Coupling Capacitor is not placed at the sink side.
3. $V_{AUX-DIFFp-p} = 2 * | V_{AUXP} - V_{AUXN} |$

3-4-5. eDP HPD Signal



Parameter	Symbol	Min	Typ	Max	Unit	Notes
HPD Voltage	HPD	2.25	-	3.6	V	Sink side Driving
Hot Plug Detection Threshold		2.0	-	-	V	Source side Detecting
Hot Unplug Detection Threshold		-	-	0.8	V	
HPD_IRQ Pulse Width	HPD_IRQ	0.5	-	1.0	ms	
HPD_TimeOut		2.0	-	-	ms	HPD Unplug Event

Note)

1. HPD IRQ : Sink device wants to notify the Source device that Sink's status has changed so it toggles HPD line, forcing the Source device to read its Link / Sink Receiver DPCD field via the AUX-CH
2. HPD Unplug : The Sink device is no longer attached to the Source device and the Source device may then disable its Main Link as a power saving mode
3. Plug / Re-plug : The Sink device is now attached to the Source device, forcing the Source device to read its Receiver capabilities and Link / Sink status Receiver DPCD fields via the AUX-CH

3-5. Signal Timing Specifications


This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of eDP Tx/Rx for its proper operation.

Table 4. TIMING TABLE

ITEM	Symbol	Min	Typ	Max	Unit	Note
DCLK	Frequency	f_{CLK}	-	138.65	-	MHz
Hsync	Period	t_{HP}	2078	2080	2082	t_{CLK}
	Width	t_{WH}	32	32	32	
	Width-Active	t_{WHA}	1920			
Vsync	Period	t_{VP}	1108	1111	1114	t_{HP}
	Width	t_{WV}	5	5	5	
	Width-Active	t_{WVA}	1080			
Data Enable	Horizontal back porch	t_{HBP}	78	80	82	t_{CLK}
	Horizontal front porch	t_{HFP}	48	48	48	
	Vertical back porch	t_{VBP}	20	23	24	t_{HP}
	Vertical front porch	t_{VFP}	3	3	5	

Notice. all reliabilities are specified for timing specification based on refresh rate of 60Hz. However, LP140WFB has a good actual performance even at lower refresh rate (e.g. 40Hz or 50Hz) for power saving Mode, whereas LP140WFB is secured only for function under lower refresh rate. 60Hz at Normal mode, 50Hz, 40Hz at Power save mode. Don't care Flicker level, Touch Report Rate (Power save mode).

3-6. Signal Timing Waveforms



Product Specification

3-7. Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color ; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

Table 6. COLOR DATA REFERENCE

Color		Input Color Data																			
		RED						GREEN						BLUE							
		MSB						LSB		MSB						LSB		MSB			
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0		
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0		
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0		
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1		
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1		
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1		
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0		
White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1			
RED	RED (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	RED (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0		
							
	RED (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0		
	RED (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0		
GREEN	GREEN (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	GREEN (01)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0		
							
	GREEN (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0		
	GREEN (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0		
BLUE	BLUE (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	BLUE (01)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
							
	BLUE (62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0		
	BLUE (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1		

Product Specification

3-8. Power Sequence




Table 6. POWER SEQUENCE TABLE

Symbol	Required By	Limits		Units	Notes
		Min	Max		
T ₁	Source	0.5	10	ms	-
T ₂	Sink	0	200	ms	-
T ₃	Sink	0	200	ms	-
T ₄	Source	-	-	ms	-
T ₅	Source	-	-	ms	-
T ₆	Source	-	-	ms	-
T ₇	Sink	0	50	ms	-
T ₈	Source	-	-	ms	5
T ₉	Source	-	-	ms	6
T ₁₀	Source	-	500	ms	-
T ₁₁	Source	-	60	ms	-
T ₁₂	Source	150	-	ms	VESA recommend Min 500ms
T ₁₃	Source	0.5	10	ms	-
T ₁₄	Source	0.5	10	ms	-
T ₁₅	Source	10	-	ms	-
T ₁₆	Source	10	-	ms	-
T ₁₇	Source	0	-	ms	-
T ₁₈	Source	0	-	ms	-
T ₁₉	Source	0.5	10	ms	-
T ₂₀	Source	70	-	ms	-
T ₂₁	Source	0	-	ms	-
T ₂₂	Source	0.5	10	ms	-

- Note) 1. Do not insert the mating cable when system turn on.
 2. Valid Data have to meet "3-3. eDP Signal Timing Specifications"
 3. Video Signal, LED_EN and PWM need to be on pull-down condition on invalid status.
 4. LGD recommend the rising sequence of VLED after the Vcc and valid status of Video Signal turn on.
 5. Driving signal of B/L must be "On" after normal video signal (Normal operating data from source) input.
 6. B/L driving must be "Off" before normal signal (Normal operating data from source) finish.

4. Touch Specifications


4-1. General Specifications

The contents provide general characteristics for the model LP140WFB.

	Item	Spec	Notes	
General Specification	System	Self Capacitive type		
	Multi Touch Points	10 points		
	Active touch area	Same as LCD A/A		
	Sensor	Type.	Advanced In-Cell Touch	
		Sensor Channel Pitch	3.86mm (X) x 4.83mm (Y)	
	Touch IC Information	IC	MIT-410	Melfas
		Firmware	5.04	
		PID	8005	
		VID	1FD2	
	Number of Sensor Channel	80ea (X) x 36ea (Y)		
Interface	USB			

4-2. Electrical Characteristics

Item	Symbol	Value			unit	Notes	
		Min.	Typ.	Max			
Input Logical Voltage	TP_EN	V _{IH}	2.3	3.3	3.6	V	
		V _{IL}	-0.5	0	0.6	V	
Pull-up resistance (system side)	TP_EN	-	-	N/A	-	kΩ	System Open drain port LCM side Pull-up (3.3V)



4-3. Power Sequence for Touch




Table 9. POWER SEQUENCE TABLE

Parameter	Value			Units	Notes
	Min.	Typ.	Max.		
T ₁	0.5	-	10	ms	
T ₂	70	-	-	ms	
T ₃	0.5	-	10	ms	
T ₄	0.5	-	60	ms	
T ₅	0	-	-	ms	
T ₆	0.5	-	10	ms	
T ₇	1100	-	-	ms	

5. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 20 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of Φ and Θ equal to 0°.

FIG. 1 presents additional information concerning the measurement equipment and method.

FIG. 1 Optical Characteristic Measurement Equipment and Method




Table 7. OPTICAL CHARACTERISTICS

Ta=25°C, VCC=3.3V, fv=60Hz

Parameter	Symbol	Values			Units	Notes	
		Min	Typ	Max			
Contrast Ratio	CR	500	700	-		1	
Surface Luminance, white	L_{WH}	255	300	345	cd/m ²	2	
Luminance Variation	$\delta_{WHITE(5P)}$	70%	80%	-	-	3	
	$\delta_{WHITE(13P)}$	60%	70%	-			
Response Time	Tr + Tf	-	25	35	ms	4	
Color Coordinates	RED	Rx	Typical - 0.03	0.584	Typical + 0.03	5	
		Ry		0.369			
	GREEN	Gx		0.350			
		Gy		0.557			
	BLUE	Bx		0.154			
		By		0.106			
	WHITE	Wx		0.313			
Wy		0.329					
Viewing Angle	x axis, right ($\Phi=0^\circ$)	Θ_r	80	85	-	Degree	6
	x axis, left ($\Phi=180^\circ$)	Θ_l	80	85	-		
	y axis, up ($\Phi=90^\circ$)	Θ_u	80	85	-		
	y axis, down ($\Phi=270^\circ$)	Θ_d	80	85	-		
Gray Scale		-	2.2	-		7	

Product Specification

- Note)
1. It should be measured in the center of screen(1 Point). Contrast Ratio(CR) is defined mathematically as

$$\text{Contrast Ratio(1 Point)} = \frac{\text{Surface Luminance with all white pixels}}{\text{Surface Luminance with all black pixels}}$$

2. Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 2.

$$L_{WH} = \text{Average}(1,2, \dots 5 \text{ Point})$$

3. The variation in surface luminance , The panel total variation (δ WHITE) is determined by measuring N at each test position 1 through 13 and then defined as following numerical formula.
For more information see FIG 2.

$$\delta \text{ WHITE (5P)} = \frac{\text{Minimum (1,2, \dots 5 Point)}}{\text{Maximum (1,2, \dots 5 Point)}} \quad \delta \text{ WHITE (13P)} = \frac{\text{Minimum (1,2, \dots 13 Point)}}{\text{Maximum (1,2, \dots 13 Point)}}$$

4. Response time is the time required for the display to transition from black to white (rise time, T_r) and from white to black (falling time, T_f). For additional information see FIG 3.

5. It should be measured in the center of screen (1Point).

6. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.

7. Gray scale specification

Gray Level	Luminance [%] (Typ)
L0	0.07
L7	0.8
L15	4.25
L23	10.9
L31	21.01
L39	34.82
L47	52.49
L55	74.17
L63	100

FIG. 2 Luminance

<Measuring point for Average Luminance & measuring point for Luminance variation>




FIG. 3 Response Time

The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".





FIG. 4 Viewing angle



Product Specification

6. Mechanical Characteristics

The contents provide general mechanical characteristics for the model LP140WF9. In addition the figures in the next page are detailed mechanical drawing of the LCD.

Outline Dimension	Horizontal	315.81 ± 0.3 mm
	Vertical	186.07 ± 0.3 mm
	Thickness	3.0 mm (max. w/o PCB)
Upper Polarizer Dimension	Horizontal	312.10 ± 0.2 mm
	Vertical	176.90 ± 0.2 mm
Active Display Area	Horizontal	309.31 mm ± 0.3 mm
	Vertical	173.99 mm ± 0.3 mm
Weight	280g (Max.)	
Surface Treatment	Hard Coating(3H), Anti-Glare treatment of the front polarizer	


LGDDG-Distec-23.06.2020

Product Specification

<FRONT VIEW>

Notes (Measurement method refer to the Appendix D)

- 1) Unit[mm], General tolerance : $\pm 0.5\text{mm}$
- 2) All components except cover shield of LCM is under upper POL.
- 3) Warpage spec. : Max $\pm 0.5\text{mm}$




Product Specification

<REAR VIEW>

Notes

- 1) Unit[mm], General tolerance : $\pm 0.5\text{mm}$
- 2) LCM Label Information refer to the page 25.



Product Specification

7. Reliability

Environment test condition

No.	Test Item	Conditions
1	High temperature storage test	Ta= 60°C, 240h
2	Low temperature storage test	Ta= -20°C, 240h
3	High temperature operation test	Ta= 50°C, 50%RH, 240h
4	Low temperature operation test	Ta= 0°C, 240h
5	Vibration test (non-operating)	Random, 1.0Grms, 10 ~ 300Hz(PSD 0.0035) 3 axis, 30min/axis
6	Shock test (non-operating)	- No functional or cosmetic defects following a shock to all 6 sides delivering at least 180 G in a half sine pulse no longer than 2 ms to the display module - No functional defects following a shock delivering at least 200 g in a half sine pulse no longer than 2 ms to each of 6 sides. Each of the 6 sides will be shock tested with one each display, for a total of 6 displays
7	Altitude	operating 0 ~ 10,000 feet (3,048m) 24Hr storage / shipment 0 ~ 40,000 feet (12,192m) 24Hr
8	ESD	± 8kV for contact discharge ± 15kV for air discharge

[Result Evaluation Criteria]

1. Comparing the initial functional FOS status, there should be no major change which might affect the practical display function when the display reliability test is conducted.
2. After conduct reliability tests, LGD guarantees only functional FOS quality.
3. In the Reliability Test, Confirm performance after leaving in room temp.
4. In the standard condition, there shall be no practical problems that may affect the display function 24 hours later after reliability test. After the reliability test, we can guarantee the product only when the corrosion is causing its malfunction. The corrosion causing no functional defect can not be guaranteed.

8. International Standards

8-1. Safety

- a) UL 60950-1, Underwriters Laboratories Inc.
Information Technology Equipment - Safety - Part 1 : General Requirements.
- b) CAN/CSA-C22.2 No. 60950-1-07, Canadian Standards Association.
Information Technology Equipment - Safety - Part 1 : General Requirements.
- c) EN 60950-1, European Committee for Electro technical Standardization (CENELEC).
Information Technology Equipment - Safety - Part 1 : General Requirements.
- d) IEC 60950-1, The International Electro technical Commission (IEC).
Information Technology Equipment - Safety - Part 1 : General Requirements

8-2. Environment

- a) RoHS, Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011

LGDDG-Distec-23.06.2020

9. Packing

9-1. Designation of Lot Mark



a) Lot Mark

A	B	C	D	E	F	G	H	I	J	K	L	M
---	---	---	---	---	---	---	---	---	---	---	---	---

A,B,C : SIZE(INCH)
E : MONTH

D : YEAR
F ~ M : SERIAL NO.

Note

1. YEAR

Year	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020
Mark	A	B	C	D	E	F	G	H	J	K

2. MONTH

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	3	4	5	6	7	8	9	A	B	C

b) Location of Lot Mark


Serial No. is printed on the label. The label is attached to the backside of the LCD module.
This is subject to change without prior notice.

9-2. Packing Form



a) Package quantity in one box : 25 pcs

b) Box Size : 410 x 278 x 244

9-3. Packing Assembly



(Sheet + LCM) x5





5 LCM / Tray

5 Tray / Bpx

25LCM/Box


2EA Desiccant in the box



NO.	DESCRIPTION	MATERIAL
1	LCD Module	
2	BAG	AL
3	Sheet	PE
4	Bottom Tray	EPO
5	Top Tray	EPO
6	BOX	SWR4
7	TAPE	OPP 70MMX300M
8	LABEL	ART 100X70

9-4. Packing Assembly (Pallet)


1. Pallet Ready




2. 3 x 2 x 4 Box Pattern



3. Angle Packing & Taping



4. Banding



10. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

10-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

10-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage :
 $V = \pm 200\text{mV}$ (Over and under shoot voltage)
- (2) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.)
And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.

10-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

10-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

10-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object.
It is recommended that they be stored in the container in which they were shipped.



10-6. HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.
Please carefully peel off the protection film without rubbing it against the polarizer.
- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

10-7. THE LGD QA RESPONSIBILITY WILL BE AVOIDED IN CASE OF BELOW

- (1) When the customer attaches cover glass on LCM without Supplier's approval.
- (3) When the LCMs were repaired by 3rd party without Supplier's approval.
- (4) When the LCMs were treated like Disassemble and Rework by the Customer and/or Customer's representatives without supplier's approval.

APPENDIX A. LGD Proposal for system cover design.

1	Gap check for securing the enough gap between LCM and System back cover.		
 <p>Mount(adhesive)</p> <p>Mount(adhesive)</p> <table border="1" data-bbox="639 743 1349 859"> <tr> <td>◆ a[LCM ~ Pad] : min 0mm</td> </tr> <tr> <td>◆ b[Back cover ~ LCM] : min 0.0mm (no interference at max LCM dimension)</td> </tr> </table>		◆ a[LCM ~ Pad] : min 0mm	◆ b[Back cover ~ LCM] : min 0.0mm (no interference at max LCM dimension)
◆ a[LCM ~ Pad] : min 0mm			
◆ b[Back cover ~ LCM] : min 0.0mm (no interference at max LCM dimension)			
Risk point	Rear side of LCM is sensitive against external stress, and previous check about interference is highly needed.		
Suggestion	In case there is something from system cover comes into the boundary above, mechanical interference may cause the FOS defects. (ex: Ripple, White spot..)		
2	Gasket position		
 <p>[Ripple]</p> <p>OK NG</p> <p>Gasket</p>			
Risk point	Ripple or white spot can be happened by interference between pad and LCM when gap is not enough.		
Suggestion	It is recommended that gasket is posited out of active area .		


APPENDIX A. LGD Proposal for system cover design.

<p>3</p>	<p>Checking the path of the System cables</p>
<p>The diagrams illustrate the problem of camera cable placement on the back cover. The top left shows a back cover with a camera cable protruding. The top right shows a panel with a crack at 'a', a white spot at 'b', and light leakage at 'c'. Below these are three images: a cracked panel, a white spot, and light leakage on an IPS model at a black pattern. A cross-section shows the back cover pressing on the LCM, with text indicating 'There is concentrated stress'. The bottom section provides suggestions: [Cable path] showing the cable outside the LCM, [Add pad] showing pads on both sides of the cable, and [Add cut] showing an escape cut on the back cover with a section B-B' and the note 'Escape cut depth = Cable thickness'.</p>	
<p>Risk point</p>	<p>LCM is easily damage by camera cable when cable is protruded from back cover.</p> <p>It is caused panel crack or white spot by concentrated stress and light leakage by panel bending at IPS model.</p> <p>It is recommended that camera cable path put outside of LCM.</p> <p>It is recommended that pad is added at both side of cable.</p> <p>If cable path must be cross middle area of system, @slim & narrow bezel</p> <ol style="list-style-type: none"> 1) Cable type is recommended to use flexible (Use FPC type). 2) Add escape cut on back cover and add round at the edge of cut Depth of escape cut recommended to set the same as FPC thickness.

APPENDIX A. LGD Proposal for system cover design.

4	Cable path for line defect
<p>[Suggestion]</p> <p>Min.1.0mm</p> <p>OK</p> <p>NG</p> <p>OK</p> <p>NG</p>	
Risk point	<p>If cable route is positioned below PCB, line defect or block dim can be happened by repetitive stress at COF during open and close hinge-up.</p>
Suggestion	<p>Keep the gap between cable and PCB more than 1.0mm.</p> <p>Fully fix the cable by guide or adhesive</p> <p>Do not put protrusion on back-cover.</p> <p>Do not cross over the cable to another.</p>

APPENDIX A. LGD Proposal for system cover design.


5	Check the gap [PCB ~ system]
 <p>a ≥ 0.5mm [at max dimension of design] a ≥ 1.0mm [at typical dimension of design]</p>	
Risk point	Gap is too small, FPC is easily cracked by interference and repetitive bending. (circuit is opened) .
Suggestion	Gap is must be kept more than 0.5mm(max dim.) and 1.0mm(typ dim.) .

LGDDG-Distec-23.06.2020

APPENDIX A. LGD Proposal for system cover design.

6	System rib (on A cover)
<p>OK</p> <p>LCM</p> <p>Back cover</p> <p>Rib</p> <p>a</p> <p>NG</p> <p>External shock</p> <p>crack</p> <p>$a \geq 0.5\text{mm}$ [at max dimension of design] $a \geq 1.0\text{mm}$ [at typical dimension of design]</p> <p>Damper (Cushion)</p>	
Risk point	Gap is too small and rib is too short, panel is easily cracked by external stress.
Suggestion	<p>Gap is must be kept more than 0.5mm(max dim.) and 1.0mm(typ dim.) .</p> <p>The figure of rib is continuous or fully long.</p> <p>“a” is not enough as narrow bezel type, add damper between LCM and system rib/wall</p>

APPENDIX A. LGD Proposal for system cover design.

7	Check the gap between front cover and LCM(glass)
 <p>[OK] $0.1\text{mm} \leq a \leq 0.3\text{mm}$ [Caution] $0.0\text{mm} \leq a < 0.1\text{mm}$, $0.3\text{mm} < a \leq 0.5\text{mm}$ [NG] $a \leq 0\text{mm}$ (overlap), $a > 0.5\text{mm}$ (leakage)</p>	
Risk point	Ripple can be happened by little gap between glass and front cover.
Suggestion	<p>Keep the gap between front cover and LCM from 0.1 to 0.3mm</p> <p>Ripple is prevented by add protrusion shape at the back side of front cover. In this case, protrusion must be created outside of liquid crystal area</p>

LGD-DG-Dislec-23.06.2020

APPENDIX A. LGD Proposal for system cover design.





8	Check mouse pad (touch pad) depth and shape of edge
<p>[OK] $a \leq 0.3\text{mm}$ [Caution] $0.5\text{mm} \geq a \geq 0.3\text{mm}$ [NG] $a \geq 0.5\text{mm}$</p>	
Risk point	Mouse pad step is deep, it is caused panel crack by external load.
Suggestion	The edge shape must be smooth.

9	Check the step of keyboard area
Risk point	The step of keyboard at the side edge of main body, it is caused panel crack
Suggestion	Keep to flat out side of keyboard.

APPENDIX A. LGD Proposal for system cover design.


<p>10</p>	<p>The position and shape of keyboard step</p>
<p>Keyboard</p> <p>Panel</p> <p>BLU</p> <p>System</p> <p>Sharp edge (keyboard) Align with single TFT area</p> <p><Section A-A'></p> <p>[Suggestion]</p> <p>Keyboard</p> <p><Section A-A'></p>	
<p>Risk point</p>	<p>Keyboard edge is sharp (a right angle), panel is get concentrated stress, by external force at this edge.</p> <p>Especially, keyboard edge is aligned with panel edge (single-TFT area), crack risk is seriously increase.</p>
<p>Suggestion</p>	<p>It is recommended that keyboard edge is posited to avoid single-TFT area.</p> <p>It is recommended that edge shape of touch pad is rounded.</p>

APPENDIX A. LGD Proposal for system cover design.


11	LCM fixing (no flange model)
 <p>[Suggestion]</p> <p>Flat </p> <p>Adhesive width </p> <p>Position of pad & adhesive</p> <div style="display: flex; justify-content: space-around;"> <div data-bbox="472 929 856 973">  </div> <div data-bbox="919 929 1303 973">  </div> </div> <div style="display: flex; justify-content: space-around; margin-top: 10px;"> <div data-bbox="472 1016 856 1296">  <p>Case 1</p> </div> <div data-bbox="919 1016 1303 1296">  <p>Case 2</p> </div> </div> <p style="text-align: center;">[Mapping on back cover]</p>	
Risk point	<p>In IPS model, bended LCM, light leakage of IPS (mura) is happened.</p> <p>LCM is bended by below condition.</p> <ol style="list-style-type: none"> 1. Back cover is not flat or distorted. 2. LCM is fixed by adhesive at center area. 3. Adhesive width is too large.
Suggestion	<p>It is recommended that back cover is flat type.</p> <p>Adhesive width need to be minimized if adhesive strength is enough.</p> <p>It is recommended that adhesive is posited at outside on back-cover.</p> <p>Pad is recommended to apply at other area.</p>

APPENDIX B. LGD Proposal for eDP Interface Design Guide

1 HPD Signal recognition



[Abnormal Communication By HPD Glitch]




[Normal Communication By HPD Signal]

- Define
- Hot Plug Detection (HPD) Threshold level of Source Device is minimum 2.0V
 - HPD Unplug : HPD pulse stays low longer than 2ms.
DP Tx shall wait for HPD signal to go high again.
 - “HPD High” is confirmed only after HPD has been asserted continuously for 100msec.

2 IRQ (Interrupt Request) HPD Pulse Definition



Ex) HPD Pulse




- Define
- Upon detection this “HPD IRQ Event”(0.5ms ~ 1ms) ,the source device must read the link / sink status field of the DPCD and take corrective action.

APPENDIX B. LGD Proposal for eDP Interface Design Guide

3 Main Link EYE Diagram




[EYE Diagram]



Point	UI	Voltage (Volts)
1	0.210	0.000
2	0.355	0.140
3	0.500	0.175
4	0.645	0.175
5	0.790	0.000
6	0.645	-0.175
7	0.500	-0.175
8	0.355	-0.140

[EYE Vertices for TP2 at HBR]




Point	UI	Voltage (Volts)
1	0.246	0.000
2	0.500	0.075
3	0.755	0.000
4	0.500	-0.075

[EYE Vertices for TP3 at HBR]

Define Main Link EYE Diagram should meet TP2 and TP3 point

4 Cable Impedance management




Segment	Differential Impedance	Maximum Tolerance
Fixture	100 Ω	+/- 10%
Connector	100 Ω	
Wire management	100 Ω	
Cable	100 Ω	+/- 5%

Define Cable Impedance 100 Ω +/- 5% (95Ω ~ 105Ω)

APPENDIX B. LGD Proposal for eDP Interface Design Guide

5 Main Link Off vs. LCD Power Off at Non-PSR



Timing Parameter	Description	Required By	Min	Max
T10	Delay from end of valid video from Source to Power Off	Source	0ms	500ms

* LGD recommend that Source must power off the LCDVCC if Main Link off like below.



[Case1. Resolution Change]



[Case2. Close the Lid]

Define

If Main Link off signal from Source, then LCDVCC must be Power Off within T10 period at Non-PSR mode

APPENDIX B. LGD Proposal for eDP Interface Design Guide

6	Main Link M & N value of MSA data
<p>The diagram shows the timing of the eDP interface signals. LCDVCC rises first, followed by HPD. HPD then falls, and the AUX signal begins with Training Pattern 1. A red arrow indicates 'Read the EDID' during the first training pattern. A second 'Training Pattern 1' is shown, followed by 'Link Training' (indicated by a red dashed box between TP1 and TP2). After link training, 'VIDEO Data' is transmitted, consisting of 1st, 2nd, 3rd, 4th, and 5th frames. Below the frames, a 'Main Stream Attribute (MSA) Data' block is shown, with arrows pointing to the start of each frame. A note below the MSA data block specifies: '-Video Timing: Htotal, Vtotal, Hwidth, Hstart, Vstart, Hsync width, Hsync polarity, etc..' and '-Pixel Freq. information: M & N Value'.</p>	
Define	It need to fix M& N value of MSA data output to prevent the initial abnormal M& N Value from incoming after power on.


LGDDG-Distec-23.06.2020

APPENDIX B. LGD Proposal for eDP Interface Design Guide


7 PSR Exit

If link training is not required, the Source must begin transmitting data on the Main Link prior to the wake AUX command which occurs through writing 01h to the SET_POWER & SET_DP_PWR_VOLTAGE register (DPCD Address 00600h; see DP v1.2a), as illustrated in the upper portion of Figure 6-9. This transmitted data must be a repetition of D10.2 symbols (which is the same as Link Training Pattern 1). Note the requirement above to transmit five repeats of the Idle Pattern after receiving ACK from the Sink.

PSR Exit Link Management with No Link Training



- The below waveform is the issued case.




Define

If link training is not required, the source must begin transmitting data on the ML prior to the wake AUX wake-up command.

APPENDIX B. LGD Proposal for eDP Interface Design Guide

8	1st time PSR Entry after Power on
----------	---



< Issue waveform >



< solution waveform >

1. It is found that with solution , the TCON enter the PSR timing is 1.2s delay from VCC on which avoid TCON capture the wrong data from DP link (poor link quality) and enter the BIST mode + PSR mode (black screen).
2. According to test, link is stable 800ms after VCC on.

Define	After power(Vcc) on, the DP link is not stable, so the source try to PSR entry at 800ms after Power(Vcc) on.
--------	--

APPENDIX B. LGD Proposal for eDP Interface Design Guide

9 PSR Period Issue




1. When issue is happened, system go to PSR mode for very short time.
2. If PSR active period is shorter than 1frame(16.67ms), T-Con can not go to the standby mode for PSR exit.

Define

When GPU go to the PSR mode, the source must hold the main link off over than 1frame.

APPENDIX B. LGD Proposal for eDP Interface Design Guide

10	Main Link Noise at PSR Exit
<div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;">  <p>[Abnormal Main Link Noise]</p> </div> <div style="text-align: center;">  <p>[Normal Main Link Signal]</p> </div> </div>	
Define	Main Link Noise at PSR Exit mode can be a cause abnormal display.

LGDDG-Distec-23.06.7

Product Specification

APPENDIX C. Enhanced Extended Display Identification Data (EEDID™) 1/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
Header	0	00	Header	00	00000000
	1	01	Header	FF	11111111
	2	02	Header	FF	11111111
	3	03	Header	FF	11111111
	4	04	Header	FF	11111111
	5	05	Header	FF	11111111
	6	06	Header	FF	11111111
Vendor / Product EDID Version	7	07	Header	00	00000000
	8	08	ID Manufacture Name LGD	30	00110000
	9	09	ID Manufacture Name	E4	11100100
	10	0A	ID Product Code 0662h	62	01100010
	11	0B	(Hex LSB first)	06	00000110
	12	0C	ID Serial No. - Optional ("00h" If not used, Number Only and LSB First)	00	00000000
	13	0D	ID Serial No. - Optional ("00h" If not used, Number Only and LSB First)	00	00000000
	14	0E	ID Serial No. - Optional ("00h" If not used, Number Only and LSB First)	00	00000000
	15	0F	ID Serial No. - Optional ("00h" If not used, Number Only and LSB First)	00	00000000
	16	10	Week of Manufacture - Optional 00 weeks	00	00000000
17	11	Year of Manufacture 2019 years	1D	00011101	
18	12	EDID structure version # = 1	01	00000001	
19	13	EDID revision # = 4	04	00000100	
Display Parameters	20	14	Video input Definition = Input is a Digital Video signal Interface , Colo Bit Depth = 6 Bits per Primary Color , Digital Video Interface Standard Supported: DisplayPort is supported	95	10010101
	21	15	Horizontal Screen Size (Rounded cm) = 31 cm	1F	00011111
	22	16	Vertical Screen Size (Rounded cm) = 17 cm	11	00010001
	23	17	Display Transfer Characteristic (Gamma) = (gamma*100)-100 = Example: (2.2*100)-100=120	78	01111000
24	18	Feature Support [Display Power Management(DPM) : Standby Mode is not supported, Suspend Mode is not supported, Active Off = Very Low Power is not supported ,Supported Color Encoding Formats : RGB 4:4:4 ,Other Feature Support Flags : No_sRGB, Preferred Timing Mode, No_Display is continuous frequency (Multi-mode_Base EDID and Extension Block).]	02	00000010	
Panel Color Coordinates	25	19	Red/Green Low Bits (RxRy/GxGy)	AA	10101010
	26	1A	Blue/White Low Bits (BxBY/WxWy)	95	10010101
	27	1B	Red X Rx = 0.584	95	10010101
	28	1C	Red Y Ry = 0.369	5E	01011110
	29	1D	Green X Cx = 0.350	59	01011001
	30	1E	Green Y Gy = 0.557	8E	10001110
	31	1F	Blue X Bx = 0.154	27	00100111
	32	20	Blue Y By = 0.106	1B	00011011
33	21	White X Wx = 0.313	50	01010000	
34	22	White Y Wy = 0.329	54	01010100	
Established Timings	35	23	Established timing 1 (Optional_00h if not used)	00	00000000
	36	24	Established timing 2 (Optional_00h if not used)	00	00000000
	37	25	Manufacturer's timings (Optional_00h if not used)	00	00000000
Standard Timing ID	38	26	Standard timing ID1 (Optional_01h if not used)	01	00000001
	39	27	Standard timing ID1 (Optional_01h if not used)	01	00000001
	40	28	Standard timing ID2 (Optional_01h if not used)	01	00000001
	41	29	Standard timing ID2 (Optional_01h if not used)	01	00000001
	42	2A	Standard timing ID3 (Optional_01h if not used)	01	00000001
	43	2B	Standard timing ID3 (Optional_01h if not used)	01	00000001
	44	2C	Standard timing ID4 (Optional_01h if not used)	01	00000001
	45	2D	Standard timing ID4 (Optional_01h if not used)	01	00000001
	46	2E	Standard timing ID5 (Optional_01h if not used)	01	00000001
	47	2F	Standard timing ID5 (Optional_01h if not used)	01	00000001
	48	30	Standard timing ID6 (Optional_01h if not used)	01	00000001
	49	31	Standard timing ID6 (Optional_01h if not used)	01	00000001
	50	32	Standard timing ID7 (Optional_01h if not used)	01	00000001
	51	33	Standard timing ID7 (Optional_01h if not used)	01	00000001
	52	34	Standard timing ID8 (Optional_01h if not used)	01	00000001
	53	35	Standard timing ID8 (Optional_01h if not used)	01	00000001

Product Specification

APPENDIX C. Enhanced Extended Display Identification Data (EEDID™) 2/3



	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
Timing Descriptor #1	54	36	Pixel Clock/10,000 (LSB) 138.7 MHz @ 60 Hz	29	00101001
	55	37	Pixel Clock/10,000 (MSB)	36	00110110
	56	38	Horizontal Active (HA) (lower 8 bits) 1920 pixels	80	10000000
	57	39	Horizontal Blanking (HB) (lower 8 bits) 160 pixels	A0	10100000
	58	3A	Horizontal Active (HA) / Horizontal Blanking (HB) (upper 4:4bits)	70	01110000
	59	3B	Vertical Active (VA) 1080 lines	38	00111000
	60	3C	Vertical Blanking (VB) (DE Blanking typ.for DE only panels) 31 lines	1F	00011111
	61	3D	Vertical Active (VA) / Vertical Blanking (VB) (upper 4:4bits)	40	01000000
	62	3E	Horizontal Front Porch in pixels (HF) (lower 8 bits) 48 pixels	30	00110000
	63	3F	Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits) 32 pixels	20	00100000
	64	40	Vertical Front Porch in lines (VF) : Vertical Sync Pulse Width in lines (VS) (lower 4 bits) 3 lines : 5 lines	35	00110101
	65	41	Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width (upper 2bits)	00	00000000
	66	42	Horizontal Video Image Size (mm) (lower 8 bits) 309 mm	35	00110101
	67	43	Vertical Video Image Size (mm) (lower 8 bits) 174 mm	AE	10101110
	68	44	Horizontal Image Size / Vertical Image Size (upper 4 bits)	10	00010000
	69	45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	70	46	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
71	47	Non-Interlace, Normal display, no stereo, Digital Separate [Vsync_NEG, Hsync_POS (outside of V-sync)]	1A	00011010	
Timing Descriptor #2	72	48	Pixel Clock/10,000 (LSB) 110.9 MHz @ 48 Hz	54	01010100
	73	49	Pixel Clock/10,000 (MSB)	2B	00101011
	74	4A	Horizontal Active (HA) (lower 8 bits) 1920 pixels	80	10000000
	75	4B	Horizontal Blanking (HB) (lower 8 bits) 160 pixels	A0	10100000
	76	4C	Horizontal Active (HA) / Horizontal Blanking (HB) (upper 4:4bits)	70	01110000
	77	4D	Vertical Active (VA) 1080 lines	38	00111000
	78	4E	Vertical Blanking (VB) (DE Blanking typ.for DE only panels) 31 lines	1F	00011111
	79	4F	Vertical Active (VA) / Vertical Blanking (VB) (upper 4:4bits)	40	01000000
	80	50	Horizontal Front Porch in pixels (HF) (lower 8 bits) 48 pixels	30	00110000
	81	51	Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits) 32 pixels	20	00100000
	82	52	Vertical Front Porch in lines (VF) : Vertical Sync Pulse Width in lines (VS) (lower 4 bits) 3 lines : 5 lines	35	00110101
	83	53	Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width (upper 2bits)	00	00000000
	84	54	Horizontal Video Image Size (mm) (lower 8 bits) 309 mm	35	00110101
	85	55	Vertical Video Image Size (mm) (lower 8 bits) 174 mm	AE	10101110
	86	56	Horizontal Image Size / Vertical Image Size (upper 4 bits)	10	00010000
	87	57	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	88	58	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
89	59	Non-Interlace, Normal display, no stereo, Digital Separate [Vsync_NEG, Hsync_POS (outside of V-sync)]	1A	00011010	
Timing Descriptor #3	90	5A	Flag	00	00000000
	91	5B	Flag	00	00000000
	92	5C	Flag	00	00000000
	93	5D	Data Type Tag (Alphanumeric Data String (ASCII String))	FE	11111110
	94	5E	Flag	00	00000000
	95	5F	Alphanumeric Data String (ASCII String) L	4C	01001100
	96	60	Alphanumeric Data String (ASCII String) G	47	01000111
	97	61	Alphanumeric Data String (ASCII String)	20	00100000
	98	62	Alphanumeric Data String (ASCII String) D	44	01000100
	99	63	Alphanumeric Data String (ASCII String) i	69	01101001
	100	64	Alphanumeric Data String (ASCII String) s	73	01110011
	101	65	Alphanumeric Data String (ASCII String) p	70	01110000
	102	66	Alphanumeric Data String (ASCII String) l	6C	01101100
	103	67	Alphanumeric Data String (ASCII String) a	61	01100001
	104	68	Alphanumeric Data String (ASCII String) y	79	01111001
	105	69	Manufacturer P/N(If<13 char-> 0Ah, then terminate with ASC II code 0Ah,set remaining char = 20h)	0A	00001010
	106	6A	Manufacturer P/N(If<13 char-> 0Ah, then terminate with ASC II code 0Ah,set remaining char = 20h)	20	00100000
	107	6B	Manufacturer P/N(If<13 char-> 0Ah, then terminate with ASC II code 0Ah,set remaining char = 20h)	20	00100000

APPENDIX C. Enhanced Extended Display Identification Data (EEDID™) 3/3


	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
Timing Descriptor #4	108	6C	Flag	00	00000000
	109	6D	Flag	00	00000000
	110	6E	Flag	00	00000000
	111	6F	Data Type Tag (Alphanumeric Data String (ASCII String))	FE	11111110
	112	70	Flag	00	00000000
	113	71	Alphanumeric Data String (ASCII String) L	4C	01001100
	114	72	Alphanumeric Data String (ASCII String) P	50	01010000
	115	73	Alphanumeric Data String (ASCII String) 1	31	00110001
	116	74	Alphanumeric Data String (ASCII String) 4	34	00110100
	117	75	Alphanumeric Data String (ASCII String) 0	30	00110000
	118	76	Alphanumeric Data String (ASCII String) W	57	01010111
	119	77	Alphanumeric Data String (ASCII String) F	46	01000110
	120	78	Alphanumeric Data String (ASCII String) B	42	01000010
	121	79	Alphanumeric Data String (ASCII String)	2D	00101101
	122	7A	Alphanumeric Data String (ASCII String) S	53	01010011
	123	7B	Alphanumeric Data String (ASCII String) P	50	01010000
124	7C	Alphanumeric Data String (ASCII String) K	4B	01001011	
125	7D	Alphanumeric Data String (ASCII String) 4	34	00110100	
Checksum	126	7E	Extension flag (# of optional 128 panel ID extension block to follow, Typ = 0)	00	00000000
	127	7F	Check Sum (The 1-byte sum of all 128 bytes in this panel ID block shall = 0)	9C	10011100

LGDDG-Distec-23.06.2020

APPENDIX D. LGD Proposal for Measurement Method

1	LCM Thickness
Point	 <p>Pol. Edge (①,③,⑥,⑧)</p> <p>LCM Center (②,④,⑤,⑦)</p>
Measure Tool	<p>Micro Meter</p> 
Guide	<ul style="list-style-type: none"> ✓ Measure the thickness between Polarizer surface and M-Chassis on the rear of LCM ✓ Subtract Pol. protect film thickness from LCM thickness
2	System Bracket Angle Management
Point	 <p>5mm</p> <p>LCM Bracket Edge</p> <p>(*Spec. : $87 \pm 2^\circ = 0.09 < A-B < 0.43$)</p>
Measure Tool	<p>Height Gauge</p> 
Guide	<ul style="list-style-type: none"> ✓ Measure the Height point "A" and "B" at all system bracket in LCM ✓ The CAS Spec. : $87 \pm 2^\circ \rightarrow 0.09 < A-B < 0.43$ ✓ "A-B" spec. could be changed, if bracket dimension is not over than 5mm .

APPENDIX D. LGD Proposal for Measurement Method

3	<p>Dimension Measure Guide (Only Outline With PCB or FPC/COF)</p>
Point	<p>※ Measure Guide (Outline Dimension With PCB or FPC/COF) Outline V-Dimension : 'A' Position → Upper Edge ~ C/Shield end line</p> 
Measure Tool	Vernier Calipers
Guide	<ul style="list-style-type: none"> ✓ Measure outline nearby after put scaleweight(100gf) onto the C/shield upper side ※ Outline with PCB or FPC/COF : point "A" at Upper Edge ~ C/shield end line in LCM (Except System BKT) ✓ THE A Dimension SPEC : Refer to the dimension in Front view

LGDDG-Distec 23.06.2020

Our company network supports you worldwide with offices in Germany, Austria, Switzerland, the UK and the USA. For more information please contact:

Headquarters

Germany



FORTEC Elektronik AG

Augsburger Str. 2b
82110 Germering

Phone: +49 89 894450-0
E-Mail: info@forteca.de
Internet: www.forteca.de

Fortec Group Members

Austria



Distec GmbH Office Vienna

Nuschinggasse 12
1230 Wien

Phone: +43 1 8673492-0
E-Mail: info@distec.de
Internet: www.distec.de

Germany



Distec GmbH

Augsburger Str. 2b
82110 Germering

Phone: +49 89 894363-0
E-Mail: info@distec.de
Internet: www.distec.de

Switzerland



ALTRAC AG

Bahnhofstraße 3
5436 Würenlos

Phone: +41 44 7446111
E-Mail: info@altrac.ch
Internet: www.altrac.ch

United Kingdom



Display Technology Ltd.

Osprey House, 1 Osprey Court
Hichingbrooke Business Park
Huntingdon, Cambridgeshire, PE29 6FN

Phone: +44 1480 411600
E-Mail: info@displaytechnology.co.uk
Internet: www.displaytechnology.co.uk

USA



Apollo Display Technologies, Corp.

87 Raynor Avenue,
Unit 1 Ronkonkoma,
NY 11779

Phone: +1 631 5804360
E-Mail: info@apolloDisplays.com
Internet: www.apolloDisplays.com